

2117 FAMILY

16,384 x 1 BIT DYNAMIC RAM

| | 2117-2 | 2117-3 | 2117-4 |
|------------------------------|--------|--------|--------|
| Maximum Access Time (ns) | 150 | 200 | 250 |
| Read, Write Cycle (ns) | 320 | 375 | 410 |
| Read-Modify-Write Cycle (ns) | 330 | 375 | 475 |

- Industry Standard 16-Pin Configuration
- $\pm 10\%$ Tolerance on All Power Supplies:
+12V, +5V, -5V
- Low Power: 462mW Max. Operating,
20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks,
TTL Compatible
- Non-Latched Output is Three-State,
TTL Compatible
- RAS Only Refresh
- 128 Refresh Cycles
Required Every 2ms
- Page Mode Capability
- CAS Controlled Output
Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.



The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and $\pm 10\%$ tolerance on all power supplies contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical timing requirements for RAS and CAS allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is latched on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The 2117 hidden refresh feature allows CAS to be held low to maintain latched data while RAS is used to execute RAS-only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀ through A₆ during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.


PIN CONFIGURATION LOGIC SYMBOL



PIN NAMES

| | | | |
|--------------------------------|-----------------------|-----------------|--------------|
| A ₀ -A ₆ | ADDRESS INPUTS | WE | WRITE ENABLE |
| CAS | COLUMN ADDRESS STROBE | V _{BB} | POWER (-5V) |
| D _{IN} | DATA IN | V _{CC} | POWER (+5V) |
| D _{OUT} | DATA OUT | V _{DD} | POWER (+12V) |
| RAS | ROW ADDRESS STROBE | V _{SS} | GROUND |

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

| | |
|--|---------------------|
| Ambient Temperature Under Bias | ... -10°C to +80°C |
| Storage Temperature | ... -65°C to +150°C |
| Voltage on Any Pin Relative to V _{BB} (V _{SS} - V _{BB} ≥ 4V) | ... -0.3V to +20V |
| Data Out Current | ... 50mA |
| Power Dissipation | ... 1.0W |

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]


T_A = 0°C to 70°C, V_{DD} = 12V ±10%, V_{CC} = 5V ±10%, V_{BB} = -5V ±10%, V_{SS} = 0V, unless otherwise noted.

| Symbol | Parameter | Limits | | | Unit | Test Conditions | Notes |
|------------------|---|--------|---------------------|------|------|--|-------|
| | | Min. | Typ. ^[3] | Max. | | | |
| I _{LI} | Input Load Current (any input) | | 0.1 | 10 | μA | V _{IN} =V _{SS} to 7.0V, V _{BB} =-5.0V | |
| I _{LO} | Output Leakage Current for High Impedance State | | 0.1 | 10 | μA | Chip Deselected: $\overline{\text{CAS}}$ at V _{IH} , V _{OUT} = 0 to 5.5V | |
| I _{DD1} | V _{DD} Supply Current, Standby | | | 1.5 | mA | $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V _{IH} | 4 |
| I _{BB1} | V _{BB} Supply Current, Standby | | 1.0 | 50 | μA | | |
| I _{CC1} | V _{CC} Supply Current, Output Deselected | | 0.1 | 10 | μA | $\overline{\text{CAS}}$ at V _{IH} | 5 |
| I _{DD2} | V _{DD} Supply Current, Operating | | | 35 | mA | 2117-2, t _{RC} = 375ns, t _{RAS} = 150ns | 4,6 |
| | | | | 35 | mA | 2117-3, t _{RC} = 375ns, t _{RAS} = 200ns | 4 |
| | | | | 33 | mA | 2117-4, t _{RC} = 410ns, t _{RAS} = 250ns | 4 |
| I _{BB2} | V _{BB} Supply Current, Operating, $\overline{\text{RAS}}$ -Only Refresh, Page Mode | | 150 | 300 | μA | T _A = 0°C | |
| I _{DD3} | V _{DD} Supply Current, $\overline{\text{RAS}}$ -Only Refresh | | | 27 | mA | 2117-2, t _{RC} = 375ns, t _{RAS} = 150ns | 4,6 |
| | | | | 27 | mA | 2117-3, t _{RC} = 375ns, t _{RAS} = 200ns | 4 |
| | | | | 26 | mA | 2117-4, t _{RC} = 410ns, t _{RAS} = 250ns | 4 |
| I _{DD5} | V _{DD} Supply Current, Standby, Output Enabled | | 1.5 | 3 | mA | $\overline{\text{CAS}}$ at V _{IL} , $\overline{\text{RAS}}$ at V _{IH} | |
| V _{IL} | Input Low Voltage (all inputs) | -1.0 | | 0.8 | V | | |
| V _{IH} | Input High Voltage (all inputs) | 2.4 | | 6.0 | V | | |
| V _{OL} | Output Low Voltage | | | 0.4 | V | I _{OL} = 4.2mA | 4 |
| V _{OH} | Output High Voltage | 2.4 | | | V | I _{OH} = -5mA | 4 |

NOTES:

- All voltages referenced to V_{SS}.
- No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.
- Typical values are for T_A = 25°C and nominal supply voltages.
- See the Typical Characteristics Section for values of this parameter under alternate conditions.
- I_{CC} is dependent on output loading when the device output is selected. V_{CC} is connected to the output buffer only. V_{CC} may be reduced to V_{SS} without affecting refresh operation or maintenance of internal device data.
- For the 2117-2 at t_{RC} = 320ns, t_{RAS} = 150ns, I_{DD2} max. is 45mA and I_{DD3} max. is 31mA.

TYPICAL SUPPLY CURRENT WAVEFORMS



Typical power supply current waveforms vs. time are shown for the $\overline{\text{RAS}}/\text{CAS}$ timings of Read/Write, Read/Write (Long $\overline{\text{RAS}}/\text{CAS}$), and $\overline{\text{RAS}}$ -only refresh cycles. I_{DD} and I_{BB} current transients at the $\overline{\text{RAS}}$ and CAS edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I_{DD1} , I_{DD2} , and I_{DD3} is related by a common point at $V_{DD} = 12.0\text{V}$ and $T_A = 25^\circ\text{C}$ for two given t_{RAS} pulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE^[1]

$T_A = 25^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

| Symbol | Parameter | Typ. | Max. | Unit |
|----------|---|------|------|------|
| C_{I1} | Address, Data In | 3 | 5 | pF |
| C_{I2} | $\overline{\text{RAS}}$ Capacitance, $\overline{\text{WE}}$ Capacitance | 4 | 7 | pF |
| C_{I3} | $\overline{\text{CAS}}$ Capacitance | 6 | 10 | pF |
| C_O | Data Output Capacitance | 4 | 7 | pF |

NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

$$C = \frac{I \Delta t}{\Delta V} \text{ with } \Delta V \text{ equal to 3 volts and power supplies at nominal levels.}$$

A.C. CHARACTERISTICS^[1,2,3]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

| Symbol | Parameter | 2117-2 | | 2117-3 | | 2117-4 | | Unit | Notes |
|------------------|---|--------|------|--------|------|--------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t _{RAC} | Access Time From $\overline{\text{RAS}}$ | | 150 | | 200 | | 250 | ns | 4,5 |
| t _{CAC} | Access Time From $\overline{\text{CAS}}$ | | 100 | | 135 | | 165 | ns | 4,5,6 |
| t _{REF} | Time Between Refresh | | 2 | | 2 | | 2 | ms | |
| t _{RP} | $\overline{\text{RAS}}$ Precharge Time | 100 | | 120 | | 150 | | ns | |
| t _{CPN} | $\overline{\text{CAS}}$ Precharge Time(non-pagecycles) | 25 | | 25 | | 25 | | ns | |
| t _{CRP} | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | -20 | | -20 | | -20 | | ns | |
| t _{RCD} | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | 20 | 50 | 25 | 65 | 35 | 85 | ns | 7 |
| t _{RSH} | $\overline{\text{RAS}}$ Hold Time | 100 | | 135 | | 165 | | ns | |
| t _{CSH} | $\overline{\text{CAS}}$ Hold Time | 150 | | 200 | | 250 | | ns | |
| t _{ASR} | Row Address Set-Up Time | 0 | | 0 | | 0 | | ns | |
| t _{RAH} | Row Address Hold Time | 20 | | 25 | | 35 | | ns | |
| t _{ASC} | Column Address Set-Up Time | -10 | | -10 | | -10 | | ns | |
| t _{CAH} | Column Address Hold Time | 45 | | 55 | | 75 | | ns | |
| t _{AR} | Column Address Hold Time, to $\overline{\text{RAS}}$ | 95 | | 120 | | 160 | | ns | |
| t _T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | 3 | 50 | ns | 8 |
| t _{OFF} | Output Buffer Turn Off Delay | 0 | 50 | 0 | 60 | 0 | 70 | ns | |

READ AND REFRESH CYCLES

| | | | | | | | | | |
|------------------|-------------------------------------|-----|-------|-----|-------|-----|-------|----|--|
| t _{RC} | Random Read Cycle Time | 320 | | 375 | | 410 | | ns | |
| t _{RAS} | $\overline{\text{RAS}}$ Pulse Width | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns | |
| t _{CAS} | $\overline{\text{CAS}}$ Pulse Width | 100 | 10000 | 135 | 10000 | 165 | 10000 | ns | |
| t _{RCS} | Read Command Set-Up Time | 0 | | 0 | | 0 | | ns | |
| t _{RCH} | Read Command Hold Time | 0 | | 0 | | 0 | | ns | |

WRITE CYCLE

| | | | | | | | | | |
|------------------|---|-----|-------|-----|-------|-----|-------|----|---|
| t _{RC} | Random Write Cycle Time | 320 | | 375 | | 410 | | ns | |
| t _{RAS} | $\overline{\text{RAS}}$ Pulse Width | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns | |
| t _{CAS} | $\overline{\text{CAS}}$ Pulse Width | 100 | 10000 | 135 | 10000 | 165 | 10000 | ns | |
| t _{WCS} | Write Command Set-Up Time | -20 | | -20 | | -20 | | ns | 9 |
| t _{WCH} | Write Command Hold Time | 45 | | 55 | | 75 | | ns | |
| t _{WCR} | Write Command Hold Time, to $\overline{\text{RAS}}$ | 95 | | 120 | | 160 | | ns | |
| t _{WP} | Write Command Pulse Width | 45 | | 55 | | 75 | | ns | |
| t _{RWL} | Write Command to $\overline{\text{RAS}}$ Lead Time | 60 | | 80 | | 100 | | ns | |
| t _{CWL} | Write Command to $\overline{\text{CAS}}$ Lead Time | 60 | | 80 | | 100 | | ns | |
| t _{DS} | Data-In Set-Up Time | 0 | | 0 | | 0 | | ns | |
| t _{DH} | Data-In Hold Time | 45 | | 55 | | 75 | | ns | |
| t _{DHR} | Data-In Hold Time, to $\overline{\text{RAS}}$ | 95 | | 120 | | 160 | | ns | |


READ-MODIFY-WRITE CYCLE

| | | | | | | | | | |
|------------------|---|-----|-------|-----|-------|-----|-------|----|---|
| t _{RWC} | Read-Modify-Write Cycle Time | 330 | | 375 | | 475 | | ns | |
| t _{RRW} | RMW Cycle $\overline{\text{RAS}}$ Pulse Width | 185 | 10000 | 245 | 10000 | 305 | 10000 | ns | |
| t _{CRW} | RMW Cycle $\overline{\text{CAS}}$ Pulse Width | 135 | 10000 | 180 | 10000 | 230 | 10000 | ns | |
| t _{RWD} | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay | 120 | | 160 | | 200 | | ns | 9 |
| t _{CWD} | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay | 70 | | 95 | | 125 | | ns | 9 |


Notes: See following page for A.C. Characteristics Notes.

WAVEFORMS


READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE




- NOTES: 1, 2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3, 4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} < |I_{LO}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 8. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).


TYPICAL CHARACTERISTICS^[1]

RAM


GRAPH 1
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{DD}




GRAPH 2
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{BB}




GRAPH 3
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS. V_{CC}




GRAPH 4
TYPICAL ACCESS TIME
 t_{RAC} (NORMALIZED) VS.
AMBIENT TEMPERATURE




GRAPH 5
TYPICAL STANDBY CURRENT
 I_{DD1} VS. V_{DD}




GRAPH 6
TYPICAL STANDBY CURRENT
 I_{DD1} VS. AMBIENT TEMPERATURE




GRAPH 7
TYPICAL OPERATING CURRENT
 I_{DD2} VS. t_{RC}



GRAPH 8
TYPICAL OPERATING CURRENT
 I_{DD2} VS. V_{DD}




GRAPH 9
TYPICAL OPERATING CURRENT
 I_{DD2} VS. AMBIENT TEMPERATURE




NOTES: See following page for Typical Characteristics Notes.

TYPICAL CHARACTERISTICS ^[1]


GRAPH 10
TYPICAL $\overline{\text{RAS}}$ ONLY
REFRESH CURRENT
 I_{DD3} VS. t_{RC}




GRAPH 11
TYPICAL $\overline{\text{RAS}}$ ONLY
REFRESH CURRENT
 I_{DD3} VS. V_{DD}




GRAPH 12
TYPICAL $\overline{\text{RAS}}$ ONLY
REFRESH CURRENT
 I_{DD3} VS. AMBIENT TEMPERATURE




GRAPH 13
TYPICAL PAGE MODE CURRENT
 I_{DD4} VS. t_{PC}




GRAPH 14
TYPICAL PAGE MODE CURRENT
 I_{DD4} VS. V_{DD}




GRAPH 15
TYPICAL PAGE MODE CURRENT
 I_{DD4} VS. AMBIENT TEMPERATURE



GRAPH 16
TYPICAL OUTPUT SOURCE CURRENT
 I_{OH} VS. OUTPUT VOLTAGE V_{OH}



GRAPH 17
TYPICAL OUTPUT SINK CURRENT
 I_{OL} VS. OUTPUT VOLTAGE V_{OL}



NOTES:

- The cycle time, V_{DD} supply voltage, and ambient temperature dependence of I_{DD1} , I_{DD2} , I_{DD3} and I_{DD4} is shown in related graphs. Common points of related curves are indicated:

- I_{DD1} @ $V_{DD} = 13.2V$, $T_A = 0^\circ C$
- I_{DD2} or I_{DD3} @ $t_{RAS} = 200ns$, $t_{RC} = 375ns$, $V_{DD} = 12.0V$, $T_A = 25^\circ C$
- ▲ I_{DD2} or I_{DD3} @ $t_{RAS} = 500ns$, $t_{RC} = 750ns$, $V_{DD} = 12.0V$, $T_A = 25^\circ C$
- I_{DD4} @ $t_{CAS} = 135ns$, $t_{PC} = 225ns$, $V_{DD} = 12.0V$, $T_A = 25^\circ C$
- △ I_{DD4} @ $t_{CAS} = 350ns$, $t_{PC} = 500ns$, $V_{DD} = 12.0V$, $T_A = 25^\circ C$


The typical I_{DD} current for a given combination of cycle time, V_{DD} supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

D.C. AND A.C. CHARACTERISTICS, PAGE MODE ^[7,8,11]

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted.


For Page Mode Operation order 2117-2 S6053, 2117-3 S6054, or 2117-4 S6055.

| Symbol | Parameter | 2117-2 S6053 | | 2117-3 S6054 | | 2117-4 S6055 | | Unit | Notes |
|-----------|--|-----------------|--------|-----------------|--------|-----------------|--------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t_{PC} | Page Mode Read or Write Cycle | 170 | | 225 | | 275 | | ns | |
| t_{PCM} | Page Mode Read Modify Write | 205 | | 270 | | 340 | | ns | |
| t_{CP} | CAS Precharge Time, Page Cycle | 60 | | 80 | | 100 | | ns | |
| t_{RPM} | RAS Pulse Width, Page Mode | 150 | 10,000 | 200 | 10,000 | 250 | 10,000 | ns | |
| t_{CAS} | CAS Pulse Width | 100 | 10,000 | 135 | 10,000 | 165 | 10,000 | ns | |
| I_{DD4} | V_{DD} Supply Current Page Mode, Minimum t_{PC} , Minimum t_{CAS} | | 38 | | 30 | | 26 | mA | 9 |


WAVEFORMS**PAGE MODE READ CYCLE**

- NOTES: 1,2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3,4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} < I_{ILO}$.
 6. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST.
 7. ALL VOLTAGES REFERENCED TO V_{SS} .
 8. AC CHARACTERISTIC ASSUME $t_r = 5\text{ns}$.
 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
 10. t_{CP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).
 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2117-3, S6054 WILL OPERATE AS A 2117-3).

PAGE MODE WRITE CYCLE



PAGE MODE READ-MODIFY-WRITE CYCLE



- NOTES: 1,2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
 3,4. V_{OH} MIN AND V_{OL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT} .
 5. t_{OFF} IS MEASURED TO $I_{OUT} < |I_{OL}|$.
 6. t_{DS} AND t_{DH} ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST.
 7. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

APPLICATIONS

READ CYCLE

A Read cycle is performed by maintaining Write Enable (\overline{WE}) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

$$1. t_{ACC} = t_{RAC} \text{ OR } 2. t_{ACC} = t_{RCD} + t_{CAC}$$

Access time from \overline{RAS} , t_{RAC} , and access time from \overline{CAS} , t_{CAC} , are device parameters. Row to column address strobe delay time, t_{RCD} , are system dependent timing parameters. For example, substituting the device parameters of the 2117-3 yields:

$$3. t_{ACC} = t_{RAC} = 200\text{nsec} \leq t_{RCL} \leq 65 \text{ nsec} \text{ OR}$$

$$4. t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135 \text{ for } t_{RCD} > 65\text{nsec}$$

Note that if $25\text{nsec} \leq t_{RCD} \leq 65\text{nsec}$ device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCL} > 65\text{nsec}$, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of \overline{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overline{CAS} .

REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
3. RAS-only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS/CAS TIMING

RAS and CAS have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, t_{RP} , has been met.

DATA OUTPUT OPERATION


The 2117 Data Output (D_{OUT}), which has three-state capability, is controlled by CAS. During CAS high state (\overline{CAS} at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2117 Data Output Operation for Various Types of Cycles

| Type of Cycle | D_{OUT} State |
|-------------------------|---------------------------------|
| Read Cycle | Data From Addressed Memory Cell |
| Fast Write Cycle | HI-Z |
| RAS-Only Refresh Cycle | HI-Z |
| CAS-Only Cycle | HI-Z |
| Read/Modify/Write Cycle | Data From Addressed Memory Cell |
| Delayed Write Cycle | Indeterminate |

HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period (t_{RP}), executing a "RAS-Only" refresh cycle, but with \overline{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS-Only refresh) prior to normal operation.


POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a $0.1\mu\text{F}$ ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A $0.1\mu\text{F}$ ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a $10\mu\text{F}$ tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2117 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically $100\mu\text{A}$ or less total). Intel recommends that a 0.1 or $0.01\mu\text{F}$ ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS
 D = $0.1\mu\text{F}$ V_{DD} TO V_{SS}
 B = $0.1\mu\text{F}$ V_{BB} TO V_{SS}
 C = $0.01\mu\text{F}$ V_{CC} TO V_{SS}

SAMPLE P.C. BOARD LAYOUT EMPLOYING VERTICAL
 AND HORIZONTAL GRIDING ON ALL POWER SUPPLIES.
 BOARD ORGANIZATION: 64K WORDS BY 8-BITS.

64K BYTE STORAGE ARRAY LAYOUT